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SUMMARY 
Thie p a p e r  desc r ibes  severa l  methods  of designing switching c i rcu i t s  and 
optimizing these deeigns,  uring a digital computer  as a design tool. A method 
of examining the on-off equation plot  of a n  inver te r  switching c i rcu i t  is d i r -  
cusred ;and  a technique for  maximizing the output load c u r r e n t  and the fan-out 
factor for a n  inver te r  c i rcui t  is a l s o  presented.  
A tabulation of existing computer p r o g r a m e  for t rane is tor  r e s i s to r  logic 
c i rcu i t s  is given, 
In addition, a n  analyeis  of a l inear  c i rcu i t  i e  made  to de te rmine  the p a r a -  
m e t r i c  changes affecting the d-c  biae stability and the manner  in  which this,  
in turn,  affects the l inear i ty  and gain. n 
C&-- 
v /vi  
I 
INTRODUCTION . . . . . . . . . . . . . . .  
. . . . . . . . . . . . . . . . .  1 - 1  
1 . 2  Purpose. 1 - 1  I . . . . . . . . . . . . . . . .  
1 . 3  Scope . . . . . . . . . . . . . . . . .  1-2 
1 . 4 Utilization . . . . . . . . . . . . . . . .  1-2 
If SWITCHING CIRCUITS . . . . . . . . . . . . .  2-1 
2 . 1  Design Conriderations . . . . . . . . . . . .  2-1 
2 . 1 . 2  Circuit Configurations . . . . . . . . .  2-1 
2 . 1 . 1  TRL Circuits . . . . . . . . . . . .  2-1 
2 . 2  Derign Procedures . . . . . . . . . . . . .  2-1 
2 . 2  . L On-Off Equation Plot . . . . . . . . . .  2-1 
0 
III 
1v 
2 . 3  Example . . . . . . . . . . . . . . . .  2 - 2  
2 . 3 . 1  Problem . . . . . . . . . . . . . .  2 - 2  
2 . 4  Inverter Circuit . . . . . . . . . . . . . .  2-6  
LINEAR CIRCUITS . . . . . . . . . . . . . . .  3 - 1  
3 . 1 Circuit Analysis . . . . . . . . . . . . . .  3 - 1  
3 . 2 Circuit Evaluation . . . . . . . . . . . . .  3 - 1  
3 . 3  (;eiiip'L;:zr SC3lutisr: . . . . . . . . . . . . .  3 - 1  
AVAILABLE PROGRAM FOR SWITCHING CIRCUITS . . .  4-1 
4 . 1 Circuitry Available . . . . . . . . . . . . .  4-1 
V REFERENCES . . . . . . . . . . . . . . . .  5 - 1  
vii 
2-2  
* = . * - * * . . * .  . . 2-5 
2-3  Inverter Clrcuit 2-7  
. . . . . . . . . . .  
. . . . . . . . . . . . . . .  
3 - 2 Variation Solution . . . . . . .  - - .  * 3 - 2  
3 - 2  %Collector Volts  Versus Beta Q, C& 3-4  . . . . . . . .  
Lwr OF TABLES 
P a g e  
. .  
, 
. . 
I 
0 
INTRODUCTION 
1.1 GENERAL 
' This r epor t  desc r ibes  work which is being accomplished in  the area of 
worst case  and optimized circui t  design by the Genera l  Dynamics/Astronautice- 
Centaur  flight control group. Pa r t i cu la r  a r e a s  of development are  engineering 
aids to;  
a, P r e d i c t  the optimum design. 
b. Find the maximum stress that a c i rcu i t  m a y  withstand 
without reduced operability. 
These aide a r e  p r imar i ly  oriented toward8 new design such that improved  
devices may be efficiently and carefully utlized by exercis ing an analog mmde? 
of the circui ts .  Mathematical  models  a r e  p r imar i ly  based on on-off equations 
f o r  digital c i rcu i t s  and nodal equations for  l inear  c i rcui ts .  
A l l  p r o g r a m s  produced for c i rcu i t  evaluation a r e  wri t ten in  F o r t r a n  to be 
operated on the IBM -7094 computer configuration, 
available and other engineering groups a r e  invited to use and add to the l i b ra ry  
as the need a r i s e s .  
These p r o g r a m s  are 
This repor t  will be revieed to include new solutions and methods of a n a -  
lys i s  switching c i rcu i t  and analog problems a s  they occur .  
The eerv ices  andass i s tance  of the scientific data processing logic s y s t e m s  
programming group Dept 158-1 a r e  utilized in the programming of the w o r s t  
ca se  and optimized design solutione. 
1 . 2  PURPOSE 
The purpose  of this p rogram i s  to develop a l i b ra ry  of c o m p t e r  p rograms  
to pred ic t  optimum design configurations and evaluate maximum capability of 
a par t icu lar  configuration. 
essent ia l  to high reliabil i ty goale of the Centaur p r o g r a m .  All p rograms a r e  
designed for flexibility and ease of operation such that a n  engineer maymodify  
input data and receive s t r e s s  data in minimum t ime a t  minimum cost.  
goal i r  to provide these data a t  a cost  l e s s  than that requi red  to manual ly  
evaluate the circuit .  
Theee p rograms  will provide de sign a s su rance  
The 
1-1  
been devefoped’which evaluate re -trans i B to r 1 ag i c 
IC) without clamping diodes. This  of logic t s  pres- 
the Centaur upper stage for simplicity and reliability. 
These pro- 
m s  include.-kpscial-purpose m a t r i x  solutions, whose input constants m a y  
varied, and modifications of the IBM -Share l i b ra ry  mode l s  or iented to the 
ntaur servo and gyro amplif ier  configurations. 
e t  to evaluate l inear  c i rcui ts  with ten nodes. 
i‘he designer  desiring to utilize thcse p r o g r a m s  wi l l  face an  indoctrination 
per iod  to fami l ia r ize  himself with the techniques and tools available at his 
disposal. It is expected that the average  engineer would become efficient 
after per fo rming  one o r  two designs by this technique. In addition, newdesign 
configurations may be analyzed with minor  modification of input p a r a m e t e r s .  
This allows the designer  to readily implement new devices,  changes, and 
suggest ions with minimum modification design t ime. 
i -I.! 
2.1 DESIGN CONSIDERATIONS 
2.1.1 TRL CIRCUITS. 
on the following considerat ions.  
The optimized des ign  of TRL c i r cu i t s  is based 
a. 
b. T r a n s i s t o r  p a r a m e t e r  var ia t ions.  
c. Component variations.  
Upper and lower t empera tu re  limits. 
d. Power  supply variations.  
2 .1 .2  CIRCUIT CONFIGURATIONS. 
have been considered for  ana lys i s  a t  this t ime.  
The following c i rcu i t  configurations 
a.  TRL nor  gate.  
b. Relay d r i v e r .  
c .  Inver te r .  
d. Set r e s e t  - bistable.  
Optimized design c i rcu i t s  can be designed to m e e t  s eve ra l  objectives.  A 
table of possible  design objectives together with the constraining condition is 
shown in Table 2-1. Also  shown in Table 2-1 i s  the c i rcu i t  var iable  that can  
be adjusted to obtain a n  o p t h u m  design. 
mized  is a design choice o r  is dictated by the design specification. 
Which design p a r a m e t e r  to be opt i -  
2 . 2  DESIGN PROCEDURES 
A wors t  ca se  des ign  can be accomplished by different methods of ana lys i s .  
Seve ra l  methods of a t tack  a r e  descr ibed  below and examples  given of each.  
2. 2. 1 ON-OFF EQUATION PLOT. Given the "on" equation and the "offf1 
The a r e a  enclosed by the ''on" equation 
equation of a s imple sa tura ted  inve r t e r ,  the "on" and "off" equations can be 
plotted on the s a m e  coordinate axes .  
and  the "off" equation and the X ax i s  r e p r e s e n t s  solutions satisfying both "on" 
and "off" conditions. 
a r e  to be included in  the "on" and "off" equations.  
enc losed  by the 
not give the maximum fan out for  the c i r cu i t  cons t ra in ts ,  but does give the 
The r e s i s to r  to le rances  and power supply to l e rances  
The centroid of the area 
and "off" cu rves  is  the bes t  solution. This  solut iondoes 
maximum sa fe  operat ing point. 
g r a p h  2. 2.3. 
The ana lys i s  of the c i r cu i t  i s  given in  Para-  
2 -1 
Optimized 
-I-- 
NOR-RTL 
NOR -R TL 
XQK - tC  1’L 
Fan Out - N 
maximurn 
Fan In - M 
XTlaxirmlm 
Fan O u t  - N 
maximum 
h4 inim i z  ing 
Switching 
T h e  
Constraints 
F i g u r e  2 - 1 .  Optirn\irn V d l u e s  of R1 a n d  R:, 
2.3.1.1 De 
= collector supply voltage 
VBEon= base to emi t t e r  voltage - forward  biati of Q 2  
N = fan  out 
VBEoff I r e v e r s e  bias  voltage - design option 
VCES = sa tura t ion  voltage Q1 
I = base  c u r r e n t  Q z  
t = resistor tolerance (decimal  f ract ion)  
R, = collector res i s tance  of Q1 
Icbo = collector leakage c u r r e n t  at maximum operating t empera tu re .  
0 R,= Q z  load 
The "on" equation f o r  Q a  is a s  follows: 
where  
. Subscr ip ts  and supe r sc r ip t s  indicate a minimum and m a x h  value 
respect ively.  
(2. 11. 
Placing the value of I, obtained in  equation (2. 2)  in  equation 
Setting the reeulting equation equal to z e r o  and collecting t e r m s .  
RiVg(1 t t) t RlRoIB(1  - t g )  t Ra [-VA (1 - t ) t  I ,RcRa( l  - t ) J  2 
+ V , R , ( l t t ) =  0 ( 2 . 3 )  
2 -3  
l Y  -. 
B1 = I ,(1 - t2) 
CI = - V A ( l  - t )  tT,R,R, ( 1  -t)’ 
Dz = V, R, (1i-t) 
w%it-ll is -in equation of the f o r m  
a c2 = ( l - t  '=bo 
solving for  R2 
; . "  
(2.13) 
(2. 14) 
(2. 15) 
(2. 16) 
(2. 17) 
The two resul t ing express ions  f o r  the "on" equation and  the "off" equation 
equation ( 2 .  18) Ra = f1 (RI) " O n l l  
(2 .  19) Ra = f(Ri) "off" equation 
are both expreesed  a s  function8 of R,. 
f(R1) "OFF" is plotted. F igure  2-2  ehowe a plot of the "on" and "off" equations.  
A graph  of Ra = f (R,) "ON" Ra = 
-. i n e  icbo term i e  iieg!ezted i: these plcts 
R1 
ON EQUATION 
SATISFIED d 
O F F  EQUATION 
SATISFIED 
ON - O F F  
EQUATION 
SATISFIED 
Figure 2-2. On-Off Equations 
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The "on" equation may be modified to include a fan out factor  N, where 
N is the number a€ stages being supplied a base c u r r e n t  of I, f r o m  Q1. 
&,4:;iat!or f.?. f becomes  - 
(2.20) 
(2 .21)  
i:?':erters that m a y  be connected to Q, each  inve r t e r  requiring a base 
7 I ' t  nt i [ i .  
O N  CIRCUIT m 
Figure 2 - 3 .  
N STAGES 
OFF CIRCUIT 
Inverter  C i r c u i t  
Vcc = collector supply voltage 
N = fan out 
V, = emi t t e r  supply voltage 
= saturat ion voltage Q1 Vce s 
1, = base cur ren t  Q a  design constant 
t = r e s i s t o r  tolerance - (decimal  fraction) 
RL = col lector  load resietor  Q1 
Vf = Base to emi t t e r  voltage forward  bias  of Qp 
2 -7 
(2. 23) 
(2 .24 )  
( 2 .  29)  
( 2 .  3 0 )  
( 2 . 3 L )  
substituting equation (2 .31)  into equation (2 .23)  
where 
c1 = I, (Ma) 
(2.33) 
( 2 .  34) 
(2.35) 
(2. 3 6 )  
( 2 . 3 7 )  
(2.  38) 
col lec t ing  terms 
Cl Cs R$ t 2C4 C I R K  t C1 CO = 0 
and solving the quadra t i c  equation f o r  R K  
JC ( b - V B E o n )  
R, = 1, ( 1 - t a )  c 
( 2 .  41) 
( 2 . 4 2 )  
2 -9 
-,.a 
e positive roat of (2 -  42) is then substituted into equation (2. 24) to ob- 
Rg. R , i s  obtained by substituting R, and R 3  into equation (2. 23) .  
puter program is set  up to provide print ou t  of solutions for K,, R,, and 
The 
for a n  N and I B  as variables. If i t  is desired to obtain dN/K, equation 
33) is solved for  N instead of d R K ,  Equat ion (2. 33) becomes 
where 
c;, = ’I, ( 1 - t ” )  c; 
(2.43) 
(2.  44)  
(2 .45)  
( 2 .  46) 
( 2 . 4 7 )  
(2. 43) 
( 2 .  49) 
( 2 . 5 0 )  
( 2 .  51) 
[- 1, (1-t') C] [I, ( l - t a )  CR,] (2.  53) 
(2 .54 )  
R, is obtained by substi tuting equation (2. 59) iiito eq la t i en  (2. 24) and in turn 
R, and R 
computer  p r o g r a m  will provide solutions for RK,  R,  and N given R L a n d  I, 
a s  var iab les .  
substi tuted into equation (2:23) for solution for N. In this  c a s e  the  
2 - 1  1 / 2 - 1 2  
SECTION I11 
LINEAR CIRCUITS 
3. 1 CIRCUIT ANALYSIS 
The analysis  of l i nea r  amplifier c i r cu i t s  used in  the gyro  and se rvo  units 
i s  formulated to consider  worst  ca se  p a r a m e t r i c  data a s  indicatedpreviously.  
The p a r a m e t r i c  changes affect the dc biasing stability which in  turnaf fec t  
The dc equations show the relative s e n -  the maximum l inea r  output and gain. 
si t ivity of the individual p a r a m e t e r s  which m a y  be minimized by p rope r  se -  
lection of components. 
loop equations f o r  each complete dc c i rcu i t ,  such a s  for  4 7  and Q or Qo and 
Qlo t r ans i s to r  p a i r s  i n  the 55-40305 gyro  signal amplif ier .  
The equations w e r e  der ived by writing the network 
The solution for  the quiescent bias  points Vce arid 'v' elo y .  n n r m i + ~  -..-__ evaluation 
of the maximum a c  i i nea r  (unclipped) output swing, ve r sus  p a r a m e t r i c  data.  
The equations were  formulated fo r  exac tness  and ease  of handling by the Data 
P rocess ing  Groups of GD/A Department 158-1.  
3.2 CIRCUIT EVALUATION 
The cunip.i:er so!i.ition of the genera l  equation was handled by separa te  
equations for  each  of the pa rame t r i c  var iab les  a s  s tored  inputs. 
The equation f o r  Vc, (ae collector voltage) oi  the g y r o  signal Irnplifier is 
shown in F igure  3-1. 
3 . 3  COMPUTER SOLUTION 
3. 3. 1 An example of a solution fo r  the var ia t ion o i  Vcs OfFigure 3 - 1  v e r s u s  
a 
1 -a/ t r a n s i s t o r  common emi t t e r  cur ren t  gains B, o r  B~ = -\ is shown by the 
computer  graph  of F igure  3-2. Other  data a r e  obtained by variat ion of each  
p a r a m e t e r  in  the equation of F igure  3-1 leading to a solution of total effect 
of all var ia t ions on c i r cu i t  output. 
3 - 1  

C Y ~ , C Y ~  = Q, or Qe current gain at T'C ( 
'cB0.1, IcBoe = common base collector leakage current 
= V,. stability versus IcBo7 and IcBoe 
Af(*c807, %Bo* 
T = Degrees centigrade 
3 -3  
. .  
. .  
. : -. . 
,... 
1.. . ... 
.- . . 
I 
1 
i 
1 -  
i ,  
I '  J 
.. SECTION IV 
AVAILABLE PROGRAM FOR SWITCHING CIRCUITS 
4 . 1  CIRCUITRY AVAILABLE 
3606 R T L  Nor Ci rcu i t  P rov ides  maximum fan out for given 
and RS F L I P - F L O P  fan in  and load r e s i s t o r  R,. P r o v i d e s  
solutions for  N, Rk, and R,. 
3614 A Inver te r  Ci rcu i t  Provides  maximum fan out M and R B  
and solutions for  R B  and R k  given a 
load r e s i s t o r  R L  . 
3614 B Inve r t e r  Circui t  Provides  minimum collector c u r r e n t  of 
d r i v e r  t r a n s i s t o r  given load and fan out  
r equir  ernents . 
3596 R T L  Nor Ci rcu i t  P rov ides  solutions fo r  RBon and RBoff 
g ivenM,  N,  and load. 
3581 A / B  Inver te r  Ci rcu i t  P rov ides  plots of "on" and "off '' 
equation given load c u r r e n t  and V 
B E O f f .  
3 5 9 5 A  Unijunction Time Prov ides  optimum solution of c i rcu i t  
Delay Circui t  p a r a m e t e r .  
3594B LLLIGEA :---.,. .--- Amplifier P rov ides  minimum p e r m i s  sible B 
Ci rcu i t  values over  given t empera tu re  range, 
3261 R T L  Nor Ci rcu i t  P rov ides  solutions for  fan out  given 
50 different loud r e s i s t o r s .  
4-114-2 
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